課程資訊
課程名稱
 電子設計自動化導論
Introduction to Electronic Design Automation 
開課學期
 112-2 
授課對象
 電機資訊學院  電機工程學系  
授課教師
 江介宏 
課號
 EE3012 
課程識別碼
 901 33700 
班次
  
學分
 3.0 
全/半年
 半年 
必/選修
 選修 
上課時間
 星期五7,8,9(14:20~17:20) 
上課地點
 電二106 
備註
 總人數上限：70人 
  
課程簡介影片
 
核心能力關聯
 核心能力與課程規劃關聯圖
課程大綱
為確保您我的權利,請尊重智慧財產權及不得非法影印
課程概述

課程大綱：

1. Introduction

History, VLSI design flow, etc.

2. Basics of Computation Theory and Mathematical Optimization

3. Models of computation

Finite state machine, finite automata, Kahn process network, Petri net, neural network, etc.

4. High-level synthesis

Design space exploration, resource sharing, etc.

5. Logic synthesis

Technology independent optimization, technology mapping, technology dependent optimization, timing and power analysis, etc.

6. Verification

Combinational and sequential equivalence checking, property checking, etc.

7. Physical design

Floorplanning, placement, routing, etc.

8. Testing

Combinational and sequential ATPG, design for test, etc.

9. Advanced topics

Neural network synthesis, quantum circuit synthesis and simulation, etc. 

課程目標
 Electronic Design Automation (EDA) concerns the correctness, reliability, productivity, and optimization of system construction. It is an interdisciplinary field, where electrical engineering and computer sciences intersect. In EDA, computer science methods (including algorithms, complexity, automata, logic, programming languages, etc.) finds rich and practical applications. On the other hand, some of the techniques developed in the EDA community have been much enhanced the state-of-the-art solvers on intractable computation problems in computer science. In this course we will study some representative problems and solutions making VLSI design an automatic process. In particular, we will cover system modeling, optimization, analysis, and verification. 
課程要求
  
預期每週課後學習時數
  
Office Hours
  
指定閱讀
  
參考書目
 Textbook：
Electronic Design Automation: Synthesis, Verification, and Test, Laung-Terng Wang, Kwang-Ting (Tim) Cheng, and Yao-Wen Chang, editors, Morgan Kaufmann Publishers, 2009. 
評量方式
(僅供參考)
    
課程進度
週次
日期
單元主題
Week 1
 2/23  Introduction 
Week 2
 3/1  Computation and Optimization 
Week 3
 3/8  Models of Computation 
Week 4
 3/15  High-level Synthesis 
Week 5
 3/22  Logic Synthesis 
Week 6
 3/29  Logic Synthesis 
Week 7
 4/5  Spring Break 
Week 8
 4/12  Verification 
Week 9
 4/19  Verification 
Week 10
 4/26  Midterm 
Week 11
 5/3  Physical Design 
Week 12
 5/10  Physical Design 
Week 13
 5/17  Testing 
Week 14
 5/24  Testing 
Week 15
 5/31  Advanced Topics 
Week 16
 6/7  Final Quiz 
Week 17
 6/14  Project Presentation